# FAIRCHILD

SEMICONDUCTOR

# 74LCX32373 Low Voltage 32-Bit Transparent Latch with 5V Tolerant Inputs and Outputs (Preliminary)

## **General Description**

**Ordering Code:** 

Logic Symbol

IF

LE,

Order Number

74LCX32373GX

(Note 2)

The LCX32373 contains thirty-two non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable  $(\overline{OE})$  is LOW. When  $\overline{OE}$  is HIGH, the outputs are in a high impedance state.

The LCX32373 is designed for low voltage (2.5V or 3.3V) V<sub>CC</sub> applications with capability of interfacing to a 5V signal environment.

The LCX32373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.


### January 2001 Revised August 2001

### **Features** ■ 5V tolerant inputs and outputs ■ 2.3V-3.6V V<sub>CC</sub> specifications provided 5.4 ns t<sub>PD</sub> max (V<sub>CC</sub> = 3.3V), 20 μA I<sub>CC</sub> max Power down high impedance inputs and outputs ■ Supports live insertion/withdrawal (Note 1) $\blacksquare$ ±24 mA output drive (V<sub>CC</sub> = 3.0V) ■ Uses patented noise/EMI reduction circuitry ■ Latch-up performance exceeds 500 mA ■ ESD performance: Human body model > 2000V Machine model > 200V ■ Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary) Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V<sub>CC</sub> through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver. Package Number Package Description 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide BGA96A [TAPE and REEL] (Preliminary) Note 2: BGA package available in Tape and Reel only 124 125 126 127 128 129 130 OE OE2 LE. LE n Oa -0000070000 · O-

### © 2001 Fairchild Semiconductor Corporation DS500547

Connection Diagram

74LCX32373



(Top Thru View)

### **Pin Descriptions**

Pin Names	Description
OEn	Output Enable Input (Active LOW)
LEn	Latch Enable Input
I <sub>0</sub> - I <sub>31</sub>	Inputs
O <sub>0</sub> - O <sub>31</sub>	Outputs

### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	0 <sub>1</sub>	O <sub>0</sub>	OE <sub>1</sub>	LE <sub>1</sub>	I <sub>0</sub>	l <sub>1</sub>
В	O <sub>3</sub>	0 <sub>2</sub>	GND	GND	l <sub>2</sub>	l <sub>3</sub>
С	0 <sub>5</sub>	0 <sub>4</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>4</sub>	I <sub>5</sub>
D	0 <sub>7</sub>	O <sub>6</sub>	GND	GND	I <sub>6</sub>	1 <sub>7</sub>
E	0 <sub>9</sub>	0 <sub>8</sub>	GND	GND	I <sub>8</sub>	l <sub>9</sub>
F	0 <sub>11</sub>	0 <sub>10</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>10</sub>	I <sub>11</sub>
G	0 <sub>13</sub>	O <sub>12</sub>	GND	GND	I <sub>12</sub>	I <sub>13</sub>
Н	0 <sub>14</sub>	O <sub>15</sub>	$\overline{OE}_2$	LE <sub>2</sub>	I <sub>15</sub>	I <sub>14</sub>
J	0 <sub>17</sub>	O <sub>16</sub>	$\overline{OE}_3$	LE <sub>3</sub>	I <sub>16</sub>	I <sub>17</sub>
к	0 <sub>19</sub>	0 <sub>18</sub>	GND	GND	I <sub>18</sub>	I <sub>19</sub>
L	O <sub>21</sub>	O <sub>20</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>20</sub>	I <sub>21</sub>
м	O <sub>23</sub>	O <sub>22</sub>	GND	GND	I <sub>22</sub>	I <sub>23</sub>
N	0 <sub>25</sub>	O <sub>24</sub>	GND	GND	I <sub>24</sub>	I <sub>25</sub>
Ρ	O <sub>27</sub>	O <sub>26</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>26</sub>	I <sub>27</sub>
R	0 <sub>29</sub>	O <sub>28</sub>	GND	GND	I <sub>28</sub>	I <sub>29</sub>
Т	O <sub>30</sub>	O <sub>31</sub>	$\overline{OE}_4$	LE <sub>4</sub>	I <sub>31</sub>	I <sub>30</sub>

### **Truth Table**

	Inputs		
LEn	OEn	I <sub>n</sub>	O <sub>n</sub>
Х	Н	Х	Z
н	L	L	L
н	L	н	н
L	L	Х	O <sub>0</sub>

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial


Z = High Impedance

 $O_0 = Previous O_0$  before HIGH-to-LOW transition of Latch Enable

### **Functional Description**

The LCX32373 contains thirty-two D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 32-bit operation. The following description applies to each byte. When the Latch Enable (LE<sub>n</sub>) input is HIGH, data on the I<sub>n</sub> enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time

its I input changes. When LE<sub>n</sub> is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition of LE<sub>n</sub>. The 3-STATE standard outputs are controlled by the Output Enable ( $\overline{OE}_n$ ) input. When  $\overline{OE}_n$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



Units

Conditions

# 74LCX32373

#### .:. Dati 1..... Ab

Symbol

bsolute Maximu	m Ratings(Note 3)
----------------	-------------------

Parameter

V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		–0.5 to $V_{CC}^{} + 0.5$	Output in HIGH or LOW State (Note 4)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	$V_{O} > V_{CC}$	IIIA
lo	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

Value

# Recommended Operating Conditions (Note 5)

Symbol	Parameter	Min	Max	Units	
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	v
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	v
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC}=2.3V-2.7V$		±8	
Τ <sub>Α</sub>	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$ , $V_{CC} = 3.0V$		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

Note 5: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
-	Farameter	Conditions	(V)	Min	Max	Units
/ <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		v
/ <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
V <sub>он</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 - 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = 8 mA	2.3	1.8		
	$I_{OH} = -12 \text{ mA}$	2.7	2.2		V	
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 - 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μΑ
l <sub>oz</sub>	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.0		± <b>3</b> .0	μΑ
I <sub>OFF</sub>	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 \text{V}$	0		10	μA

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
Symbol	Faranieter	conditions	(V)	Min	Max	Jints
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA
		$3.6V \le V_I$ , $V_O \le 5.5V$ (Note 6)	2.3 - 3.6		±20	μΛ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μA

74LCX32373

Note 6: Outputs disabled or 3-STATE only.

# **AC Electrical Characteristics**

			Τ <sub>Α</sub>	=-40°C to +	$85^{\circ}C, R_{L} = 50^{\circ}$	<b>00</b> Ω		
Symbol	Parameter	V <sub>CC</sub> = 3.	$3V \pm 0.3V$	V <sub>CC</sub>	= 2.7V	V <sub>CC</sub> = 2.	$5V \pm 0.2V$	Units
	Faranieter	<b>C</b> <sub>L</sub> =	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF	
		Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.5	5.4	1.5	5.9	1.5	6.5	
t <sub>PLH</sub>	I <sub>n</sub> to O <sub>n</sub>	1.5	5.4	1.5	5.9	1.5	6.5	ns
t <sub>PHL</sub>	Propagation Delay	1.5	5.5	1.5	6.4	1.5	6.6	
t <sub>PLH</sub>	LE to O <sub>n</sub>	1.5	5.5	1.5	6.4	1.5	6.6	ns
t <sub>PZL</sub>	Output Enable Time	1.5	6.1	1.5	6.5	1.5	7.9	ns
t <sub>PZH</sub>		1.5	6.1	1.5	6.5	1.5	7.9	115
t <sub>PLZ</sub>	Output Disable Time	1.5	6.0	1.5	6.3	1.5	7.2	
t <sub>PHZ</sub>		1.5	6.0	1.5	6.3	1.5	7.2	ns
ts	Setup Time, In to LE	2.5		2.5		3.0		ns
t <sub>H</sub>	Hold Time, In to LE	1.5		1.5		2.0		ns
t <sub>W</sub>	LE Pulse Width	3.0		3.0		3.5		ns

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$	Units
			(V)	Typical	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, \text{ V}_{IH} = 3.3 \text{ V}, \text{ V}_{IL} = 0 \text{ V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, \text{ V}_{IH} = 3.3 \text{V}, \text{ V}_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L=30$ pF, $V_{IH}=2.5V,V_{IL}=0V$	2.5	-0.6	v

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V, V_I = 0V \text{ or } V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , f = 10 MHz	20	pF

